Silicon Integrated Systems Corp.
Contact Us Bookmark This Page Email This Page Print Friendly Site Map  
SiS662
PCI Express & DDR2-667 Integrated Chipset For Pentium® D / Pentium® 4 Processor



Overview
Key Features
Features & Benefits

The SiS662, supporting Pentium® D Dual-Core processor and Pentium® 4 FSB up to 800MHz, features a PCI Express x16 Bridge, flexible Single-Channel DDR2-667 Memory controller, Mirage™ 1 graphic engine, and SiS MuTIOL® Technology, which connects with the SiS966L MuTIOL® Media I/O.

The SiS662 PCI Express x16 Bridge, compliant with PCI Express SPEC 1.0a, provides bandwidth up to 4.0GB/s. The SiS662 Flexible Single-Channel Memory Controller, delivers bandwidth up to 5.4GB/s (DDR2-667).

The integrated Mirage™ 1 graphic engine features a 3D, a 2D Graphics engine, a video accelerator, a MPEG I/II motion compensation decoder, and a High Definition Vedio (combined with PCIe port) to support TV-out & digital flat panels. To maintain a cost-effective PC system, SiS662 adopts the UMA, and eliminates the need and thus the cost of the frame buffer memory by organizing the frame buffer in the system memory from programming the system BIOS.

The integrated Mirage™ 1 graphic engine integrates a high performance / high quality 2-pixel pipelined 3D graphics engine comprising a programmable 512KB to 4MB Command Queue sustaining zero-wait 3D-command acceptance, a 32 bit floating point Setup Engine specially designed to fit the entire Microsoft Direct3D API data formats and a built-in Texture Cache significantly improving texture mapping performance. It also integrates a 128 bit 2D accelerator with a 1T pipeline BITBLT engine. Two 12 bit DDR digital video links interfaced to the SiS307 Video Bridge is incorporated to expand SiS662 functionality to support secondary displays, in addition to the default primary CRT display.

SiS MuTIOL® technology is developed into three layers: the Multi-Threaded I/O Link Layer delivering 1.2GB/s bandwidth to connect embedded DMA Master devices and external PCI masters to interface with the Multi-Threaded I/O Link Layer, the Multi-Threaded I/O Link Encoder / Decoder in SiS966L to transfer data at 1GB/s bandwidth from / to the Multi-Threaded I/O Link Layer to / from the SiS662, and the Multi-Threaded I/O Link Encoder / Decoder in the SiS662 to transfer data at 1GB/s from / to memory sub-system to / from the Multi-Threaded I/O Link Encoder / Decoder in SiS966L.


 

 

TERMS OF USE SiS GROUP
© 2009 Silicon Integrated Systems Corp., All rights reserved.